This article synthesizes and advances current engineering and theoretical approaches to resilient, high-performance in-vehicle electronic/electrical (E/E) architectures by integrating three complementary streams of research: (1) message packing and scheduling for CAN-FD and FlexRay networks, (2) centralized and zonal E/E architecture paradigms with Ethernet/TSN considerations, and (3) processor-level fault tolerance and concurrent error detection strategies. Through a detailed conceptual methodology that combines scheduling theory, topology verification, gateway design, and redundant processor organisation, the paper develops a unified framework for designing automotive communication stacks that maximize bandwidth utilization while preserving timing determinism and safety. The framework proposes concrete, textually described algorithms for frame packing, offset assignment, dynamic segment scheduling, and topology-aware intrusion detection; it also prescribes architectural patterns for zonal controllers that leverage dual-core lockstep, watchdog processors, and redundant multi-threading to achieve robust error detection and recovery. Key findings—derived from rigorous cross-reference of prior empirical and theoretical studies—show that careful signal offset assignment and topology verification significantly increase CAN-FD effective throughput (Bordoloi & Samii, 2014; Joshi et al., 2019; Yu & Wang, 2019), while centralized E/E approaches coupled with TSN and AVB provide scalable low-latency backbones for high-bandwidth sensor fusion (Migge et al., 2018; Bandur et al., 2021). Processor-level redundancy strategies such as dual-core lockstep and redundant multi-threading remain effective fault-detection mechanisms provided their integration considers instruction-level fault propagation and single-event effects (Mahmood & McCluskey, 1988; Maniatakos et al., 2011; Medina et al., 2016). The article concludes with design recommendations, limitations, and directions for experimental validation.

CAN-FD frame packing, zonal E/E architectures, TSN/AVB, intrusion detection

Bordoloi, U.D., Samii, S.: The frame packing problem for CANFD. Paper presented at 35th IEEE Real-Time Systems Symposium (RTSS), Rome, Italy, 2–5 December 2014.

Yu, T., Wang, X.: Topology verification enabled intrusion detection for in-vehicle CAN-FD networks. IEEE Commun. Lett. 24(1), 227–230 (2019). https://doi.org/10.1109/LCOMM.2019.2953722

Joshi, P., Ravi, S.S., Liu, Q., et al.: Approaches for assigning offsets to signals for improving frame packing in CAN-FD. IEEE Trans. Comput. Aided D. 39, 1109–1122 (2019). https://doi.org/10.1109/TCAD.2019.2907921

Schmidt, E.G., Schmidt, K.: Message scheduling for the FlexRay protocol: the dynamic segment. IEEE Trans. Veh. Technol. 58(5), 2160–2169 (2008).

Zhao, R., Qin, G.H., Liu, J.Q.: Gateway system for CAN and FlexRay in automotive ECU networks. Paper presented at 2010 International Conference on Information, Networking and Automation (ICINA), Kunming, 18–19 October 2010.

Fikke F S.: Electric/electronic-architectures-automating and optimizing communication matrices. Dissertation, Delft University of Technology (2016).

Migge, J., Villanueva, J., Navet, N., et al.: Insights on the performance and configuration of AVB and TSN in automotive ethernet networks. Paper presented at 9th European Congress on Embedded Real Time Software and Systems (ERTS 2018), Toulouse, France, January 2018.

Wu, W., Li, R., Xie, G., et al.: A survey of intrusion detection for in-vehicle networks. IEEE Trans. Intell. Transp. Syst. 21(3), 919–933 (2019). https://doi.org/10.1109/TITS.2019.2908074

Bandur, V., Selim, G., Pantelic, V., et al.: Making the case for centralized automotive E/E architectures. IEEE Trans. Veh. Technol. 70(2), 1230–1245 (2021).

MAHMOOD, A.; MCCLUSKEY, E. J.: Concurrent error detection using watchdog processors—a survey. IEEE Transactions on Computers, v. 37, n. 2, p. 160–174, Feb 1988.

MANIATAKOS, M., et al.: Instruction-level impact analysis of low-level faults in a modern microprocessor controller. IEEE Transactions on Computers, v. 60, n. 9, p. 1260–1273, Sept 2011.

MEDINA, N. H., et al.: Experimental Setups for Single Event Effect Studies. Journal of Nuclear Physics, Material Sciences, Radiation and Applications, v. 4, n. 1, p. 13–23, Aug 2016.

Abdul Salam Abdul Karim. Fault-Tolerant Dual-Core Lockstep Architecture for Automotive Zonal Controllers Using NXP S32G Processors. International Journal of Intelligent Systems and Applications in Engineering, 11(11s), 877–885 (2023).

MICROCHIP. Rad Hard Processors. 2017. Available from: http://www.microchip.com/design-centers/rad-hard/processors.

MONDRAGON, A. F.: AC 2012-4835: Hard Core Vs. Soft Core: A Debate. 2012. Available from: https://www.researchgate.net/profile/Antonio_Mondragon-Torres/publication/236844584_Hard_Core_vs_Soft_Core_A_Debate.

MOYER, W.; ROCHFORD, M.; SANTO, D.: Error detection and communication of an error location in multi-processor data processing system having processors operating in Lockstep. US Patent 8,090,984 (2012).

MUKHERJEE, S. S.; KONTZ, M.; REINHARDT, S. K.: Detailed design and evaluation of redundant multi-threading alternatives. Proceedings 29th Annual International Symposium on Computer Architecture (2002).